search menu icon-carat-right cmu-wordmark

Flow Latency Analysis with the Architecture Analysis and Design Language (AADL)

December 2007 Technical Note
Peter H. Feiler, Jörgen Hansson (University of Skovde)

This 2007 report describes the ability of AADL to determine a lower bound for the worst-case end-to-end latency in a system.

Publisher:

Software Engineering Institute

CMU/SEI Report Number

CMU/SEI-2007-TN-010

Abstract

Control system components are sensitive to the end-to-end latency and age of signal data. They are also affected by variation (jitter) in latency and age values due to different runtime configurations (i.e., sampling or data-driven signal processing pipelines, dissimilar communication mechanisms, partitioned architectures, and globally synchronous versus asynchronous hardware). This technical note introduces an analysis framework designed to calculate the end-to-end latency and age of signal stream data as well as their jitter. The latency analysis framework and calculations are illustrated in the context of an example model that uses the flow specification notation of the Architecture Analysis & Design Language (AADL). The report describes how this latency analysis capability can be used to determine worst-case end-to-end latency on system models of different fidelity and how it accounts for partitioned architectures. It also summarizes the worst-case end-to-end flow latency analysis capability provided by the Open Source AADL Tool Environment (OSATE) flow latency analysis plug-in.